RTL Design , Staff Engineer in HCMC/ Da Nang / Hanoi
Synopsys Xem tất cả việc làm
- Tp Hồ Chí Minh
- Lâu dài
- Toàn thời gian
/span/p
custom_fields.CareerAreas-ASIC-Digital-Design custom_fields.SubCategory-ASIC-Digital-Design custom_fields.EmployeeStatus-Employee custom_fields.unposting_date-2027-03-31 custom_fields.Multikeywordfacets-Hardware">Join our Talent Community! .Find Jobs ForWhere? Search JobsRTL Design , Staff Engineer in HCMC/ Da Nang / HanoiHo Chi Minh City, Ho Chi Minh, VietnamEngineeringEmployeeSave Job ShareJump toOverviewOur Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.Play VideoJob DescriptionDate posted 03/05/2026Category Engineering Hire Type Employee Job ID 15983 Remote Eligible No Date Posted 03/05/2026Alternate Job Titles:
- Staff RTL Design Engineer
- Staff Digital Design Engineer
- ASIC RTL Staff Engineer
- Develop RTL specifications and architectures for High Bandwidth Interface PHY IP.
- Define synthesis constraints and resolve STA and gate-level simulation issues.
- Collaborate with verification, controller, and lab teams for design and debugging.
- Support RTL to GDS flow during logic implementation.
- Lead projects and train junior engineers.
- Work with customers to resolve technical RTL issues.
- Deliver robust RTL designs for advanced silicon solutions.
- Drive successful project completion and tape-outs.
- Enhance design quality and verification efficiency.
- Support customer success and strengthen Synopsys' reputation.
- Mentor and grow engineering talent within the team.
- Contribute to digital flow improvements and innovation.
- BS/MS/PhD in Electronics Engineering or Telecommunications.
- 5+ years of RTL design experience for ASIC or PHY IP.
- Expertise in VCS, Verdi, Spyglass, and scripting (Perl, TCL, Python).
- Knowledge of clock domain crossing, APB, JTAG protocols.
- Strong English communication skills.
- Responsible, result-oriented, and self-motivated.
- Collaborative and proactive problem solver.
- Effective communicator and mentor.