About MarvellMarvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.Your Team, Your Impact Built on decades of expertise and execution, Marvell’s custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you’ll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications.What You Can Expect This role is based in Ho Chi Minh - Vietnam. You will work with both local and global team members on the physical design of complex chips as well as the methodology to enable an efficient and robust design process. This position also provides an exciting platform to engage with diverse engineering challenges within a collaborative and innovative environment at Marvell. Key responsibilities include: " Work with design teams across various disciplines such as Digital/RTL/Analog to ensure design convergence and integration in a timely manner. " Implement/support designs with multi-voltage designs through all aspects of implementation (place and route, static timing, physical verification) using industry standard EDA tools. " Work with RTL design teams to drive assembly and design closure. " Provide technical direction, coaching, and mentoring to junior employees and colleagues when necessary to achieve successful project outcomes. " Write scripts in Shell, Python, and TCL to extract data and achieve productivity enhancements through automation.What We're Looking For To be successful in this role you must: • Bachelor’s, Master’s, or PhD degree in Electrical Engineering, Computer Engineering, or a related field. • 8+ years of progressive experience in back-end physical design and verification. • Expertise in full-chip & sub-hierarchy integration. • Experience integrating and taping out large designs utilizing a digital design environment. • Good understanding of RTL to GDS flows and methodology. • Good scripting skills in Perl, tcl and Python. • Good understanding of digital logic and computer architecture • Knowledge of Verilog. • Good communication skills and self-discipline contributing in a team environment. • Experience with multi-voltage and low-power design techniques is a plus. • Experience with Cadence Innovus is preferred.Additional Compensation and Benefit ElementsCompetitive salary, plus 13th-month salary and performance-based bonusRSUs (Restricted Stock Units) for new joiners and on-going annuallyPremium health & accident insurance for you and your family (spouse and children)Annual medical check-up at a designated hospital arranged by MarvellGenerous paid leave policies: 15 annual leave days, 3 Recharge periods per year (company-wide off-work from Friday to Monday), 5 paid sick leave days, 3 days of volunteer time-off and 11 public holidaysExciting Employee Events: Participate in fun activities throughout the year such as team birthdays, sports tournaments, company trips, mid-autumn, appreciation week, charity, health seminars, year-end party, and more.All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.#LI-UN1
